

# Implementation of Interface between AXI Protocol and DDR3 Memory for SOC

Y.Nageswara Reddy, A.Suman Kumar Reddy

**Abstract**— This project deals with implementation of interface for efficient SOC. It accepts the Read / write commands from AXI and convert into DDR3 access. AXI protocol is an open standard on chip interconnect specification for the connection & management of functional blocks in SOC. In this project, an interface between a master (processor/user) & slave (DDR3 memory) was designed. This interface will transfer the data from master to slave & vice versa. This interface implemented is called as DDR3 Controller, Which is specially targeted for the DDR3 memory Apart from the designing DDR3 controller, The communication is achieved between the master & the slave using various read / write commands of AXI protocol .Certain novel features of AXI protocol like variable length burst (from 1 to 16 data transfer per burst) & fixed wrapping burst are included in the design to achieve the data transfer. Our design has been implemented with respect to latency reduction and improvement in various performance parameters and the design is simulated Modelsim Synthesized on Xilinx successfully.

**Keywords**— DDR3 memory, AXI interfaces, AXI access manager, DDR3 memories, AXI protocol operation.

## 1 INTRODUCTION

The AXI compliant DDR3 Controller permits access of DDR3 memory through AXI Bus interface [1-4]. The DDR3 controller works as an important bridge between AXI host and DDR3 memory. It takes care of DDR3 initialization and various timing requirements of DDR3 memory. The DDR3 controller performs multiple schemes to increase the the effective memory throughput [3]. These sceme include and reordering the Read/Write commands. For attaining the maximum throughput from the memory, it operates all the memory banks in parallel and minimizes the effect of precharge/refresh and other DDR3 internal operations [2]. Interface between AXI protocol and DDR3 memory for SOC Architecture The architecture of the design is shown in the fig.1. The design consists of following blocks-

- AXI interface
- AXI access Manager
- DDR3 Controller




Fig.1 Interface between AXI protocol and DDR3 memory for SOC

### A. AXI Interface:

AXI-Interface block interacts with HOST processor and AXI access manager. It is responsible for accepting and interpreting the AXI commands issued by the processor and responding to Read / Write requests in AXI protocol as requested by processor. It also maintains an arbiter block which is responsible for arbitrating between Read/Write commands. Arbitration is required between commands because of parlell/independent of Read /

• Y.Nageswara Reddy, PG Scholar, Department of Electronics and Communication Engineering, PBR Visvodaya Institute of Technology & Sciences, Kavali, Andhra Pradesh, India; [nageswarareddy.y@gmail.com](mailto:nageswarareddy.y@gmail.com)

• A.Suman Kumar Reddy, Associate Professor, Department of Electronics and Communication Engineering, PBR Visvodaya Institute of Technology & Sciences, Kavali, Andhra Pradesh, India; [suman.vits@gmail.com](mailto:suman.vits@gmail.com)

Write command received at AXI interface. It maintains asynchronous FIFO's to store the command and the data. The Read command gets stored in (Read Command Block), Write command gets stored in (Write Command block), Read data gets stored in (Read Data block), and Write data gets stored in (write data block). The stored commands are supplied to the AXI access manager whenever AXI access manager is free. Now since the storage can have both read and write commands in the respective blocks hence it maintains an arbiter which arbitrates between Read/Write command and whenever burst manager is free one of the present command is supplied to the Burst Manager




Fig.2 AXI Interface block

**B. AXI Access Manager:**

The main function of the AXI-Access Manager is to convert the AXI commands into memory access commands for maximum utilization of the DDR3 Band Width. The DDR3 memory takes command only in burst 4 or 8 mode here as the AXI command could be a smaller or longer burst. The AXI access manager combines the command whenever possible to improve the performance and pass the command to the DDR3 controller. To insure maximum throughput it prefetches the command from AXI interface converts into memory transactions and maintains locally. The stored commands are supplied to the DDR3 controller whenever DDR3 controller is not busy in the very next clock. The AXI-IF block interacts with the AXI interface block and receives commands. The received commands are stored in the Storage control block. The Burst Manager converts the AXI commands into DDR3 burst. The address control block is responsi-

ble for generation of address The overall operation of various blocks in the AXI access manager is controlled by the Control Logic. The fig.3 shows the AXI Access Manager Block





Fig.3 AXI Access manager block

**C. DDR3 Controller:**

The main function of DDR3 controller is to interact with the DDR3 memory. This is the heart of the AXI compliant DDR3 controller and responsible for understanding the DDR3 protocol and communicating with the DDR3 memory [4]. DDR3 Controller also issues Refresh, Power down, Self refresh command along with the read or write command as per the user configuration [1]. The internal blocks of DDR3 controller are shown in the fig.4-



**Fig.4 DDR3 controller block**

The Power down Control Block takes care of generating the power down command to the DDR3 memory whenever the host commands it to go to Power saving mode. The refresh control block takes care of the refreshing of DDR3 memory as per the user supplied configuration. The initialization control block takes care of initializing DDR3 memory after reset. To control the timings of individual DDR3 banks it contains Bank manager which track the timing requirements for the individual DDR3 banks. The address control block is responsible for generating the address to the DDR3 memory. The Command control block interacts with the DDR3 memory and based on the Bank manager inputs drives the DDR3 bus. It is also responsible for receiving the data during Read operation. The central bank coordinates between the individual Bank Managers and maintains the overall timing requirements of DDR3 memory.

**2 DDR FEATURES COMPARISON**


DDR3 offers a substantial performance improvement over previous DDR2 & DDR memory systems. New DDR3 features, all transparently implemented in the memory controller, improve the signal integrity characteristics of DDR3 design so that the higher performance is achieved without an undue burden for the system designer. If proper consideration is given to any new DDR2 memory design, it can be a relatively easy upgrade to support DDR3 in the next generation design.

**Table.1 DDR3 feature comparison**

Feature	DDR	DDR2	DDR3
Data Rate	200-400 Mbps	400-800 Mbps	800-1600 Mbps
Burst Length	BL=2,4,8	BL=4,8	BL=4,8
No. of Bank	4 banks	512Mb : 4 Banks 1 Gb : 8 Banks	512Mb/1 Gb : 8 Banks
Prefetch	2 bits	4 bits	8 bits
CL/tRCD/tRP	15/15/15 ns	15/15/15 ns	12/12/12 ns
Source sync.	Bi-directional DQS (single ended Default)	Bi-directional DQS (Single/Diff. Default)	Bi-directional DQS (Differential Default)
Vdd/Vddq	2.5+/- 0.2 V	1.8+/- 0.1 V	1.5+/- 0.075 V
Reset	No	No	Yes

**3 TIMING DIAGRAM AND EXPLANATION**

The first signal represents the clock signal of the desired frequency and time period. On the rising edge of the second clock pulse a request is sent by the client port. It lasts for two clock pulses and then falls down. A differential clock pulse of the client's request with attributes lasts from the rising edge of client request to the falling edge of the same. This gives all the information of the attributes. An acknowledge signal is then sent by the controller so that the user can understand the request has been accepted by the controller. Then the differential signal consisting of the write data is sent to the client port. The write data valid signal defines the data that has to be written and that it is a valid data. The Write acknowledge signal makes it clear that the data has been received with bits D2,D3 being don't care condition.



**Fig.5 Timing Diagram**

### 4 SIMULATION, TESTING & VERIFICATION

Verification is important part of complete design process. It takes almost 60% of the design process flow so to minimize time to market in complete design we do verification process in parallel with the design process. The verification of AXI compliant DDR3 controller is accomplished by sending the AXI transaction through the AXI Bus Functional Model. The response from the AXI compliant DDR3 controller is received by the AXI Bus Functional Model and is passed to the Checker. The checker also picks the expected response from the Local memory and compares it based on the comparison the environment prints passed and failed messages and the associated data mismatch if any the verification process for implementation of interface between AXI protocol and DDR3 Memory for SOC is shown in Fig 6-




Fig.6 Verification of DDR3 controller output

The AXI Bus Functional Model consists of generator, driver monitor and score board. The generator generates the AXI transactions Driver is used to drive the DUT (Device under Test) here DUT is AXI interface. The AXI transaction is also passed to the local memory which prepares the expected response which is passed to the checker whenever the checker asks for it. Upon receiving the response from the DDR3 memory checker commands the local memory to give back to the stored expected response and compares with output response.

### 5 SIMULATION RESULTS

The below figures are snapshots of the Interface between AXI and DDR3 memory for SOC. And we can observe the individual block outputs and overall top level module output. Various operation modes. The design has been coded in "Verilog HDL" language. The functional simulation tool used is 10.1c from Modelsim.




Fig.7.1 Simulation Results for Arbiter Address FIFO




Fig.7.2 Simulation Results for Command Generator address FIFO




Fig.7.3 Simulation results for command scheduler data FIFO

